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ABSTRACT
Matthew R. Gerald, M.S. Egr., Department of Electrical Engineering, Wright
State University, 2006. Direct Digital Frequency Synthesizer Implementation Using a
High Speed ROM Alternative in IBM 0.13u Technology.

The direct digital synthesizer is a method of signal generation with many benefits. DDS
designs are able to switch frequencies very quickly and also tune precisely to many
different frequencies with the use of a constant operating frequency. There is a need for a
low power, high speed DDS in the form an ASIC design. One major bottleneck in
common DDS systems is the slow access time of a ROM. There is also a need for a high
speed ROM alternative.

This thesis delivers a high speed ASIC Direct Digital Synthesizer which operates at a 1
GHz operating frequency. This high speed DDS design also operated with the low power
consumption of fewer than 60 mW. As the results indicate this thesis delivers a possible
solution to all of the stated design needs. This implementation could be used by any
design that requires an ASIC generated sine wave as an input. This design also
implements a unique alternative to the well known ROM bottleneck. This alternative
performed at a high operating frequency and also allows for the addition of a pipeline
stage, if an even higher operating frequency was desired. Any ASIC design that requires
fast frequency hopping could utilize this implementation as well. This design was able to
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switch frequencies in fewer than 6 ns at the 1 GHz operating frequency. The frequencies
this design was able to output ranged between 976.563 kHz and 249.023 MHz.

.
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1. INTRODUCTION

1.1 Thesis Motivation
The direct digital synthesizer is a method of signal generation with many benefits. DDS
designs are able to switch frequencies very quickly and also tune precisely to many
different frequencies with the use of a constant operating frequency. There is a need for a
low power, high speed DDS design in the form an ASIC design. This ASIC based DDS
can be used in many ongoing as well as upcoming projects. One major bottleneck in
common DDS systems is the slow access time of a ROM. There is also a need for a high
speed ROM alternative. This thesis intends to deliver this high speed, lower power ASIC
design and implement a high speed alternative to a ROM based implementation.

1.2 Thesis Objectives
In this thesis document the following subjects are discussed:
•

A brief discussion on the uses of a Direct Digital Synthesizer

•

A comparison of the DDS to other methods

•

An in depth look at the design this thesis implemented

•

An in depth look at the simulation results of the design implemented in this thesis
and a comparison to existing DDS design’s results

•

A comparison of these results to other designs
1

•

Suggestions for enhancements to the design implemented in this thesis

•

A discussion on the Xilinx FPGA DDS core

•

A detailed look at the SOP equation logic

1.3 Thesis Organization
Chapter 2 introduces the uses of a Direct Digital Synthesizer, a comparison of a DDS to
other methods, a discussion of a common ROM architecture seen in other
designs.

Chapter 3 explains the design that was implemented in this thesis in full detail.

Chapter 4 discusses the results of the design implemented in this thesis. These results
include outputs using multiple operating frequency inputs, multiple keyword
inputs and frequency comparisons of expected and simulated results. This chapter
also includes an analysis of the results and benchmark comparisons to other
designs.

Chapter 5 discusses future enhancements that would make this design more efficient as
well as operate at a higher operating frequency. This chapter also includes the
contribution of this design to the academic world and a summary of the work
done for this thesis.
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Appendix A briefly discusses a study of the Xilinx FPGA DDS core module. This chapter
also includes results from the testing of this module.

Appendix B contains the MATLAB code used to generate the ROM truth table. This
ROM truth table was then converted to SOP equations. This chapter contains
these equations as well.

Appendix C contains a detailed look of each component in the DDS design operating at a
1 GHz frequency.
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2. BACKGROUND

2.1 Introduction and Purpose
A direct digital synthesizer, also commonly referred to as a direct digital frequency
synthesizer, or DDS, is a digital data processing technique used to generate an analog
frequency. In essence, a DDS system “divides down” the operating frequency of the
system to a lower frequency through the use of a tuning word. Many common DDS
designs also allow the phase angle of the output to be manipulated on the hardware level.
DDS implementations are known for their ability to precisely tune to a particular
frequency with a sub-hertz resolution [12, 13].

A DDS system can be used in many communication applications. Many communication
devices require a precise frequency that is able to switch to another precise frequency
quickly. Common applications include FM receivers, television receivers, mobile
communication receivers, and satellite receivers.

A DDS implementation allows for a standalone precise, fast frequency changing device.
For the purpose of this thesis, this implementation was in the form of an ASIC design.
Another design that requires a frequency input can utilize this ASIC DDS
implementation.
4

The design implemented for this thesis was intended to operate at a 1 GHz operating
frequency. In addition to the 1 GHz operating frequency requirement, this design should
be implemented with minimal power dissipation. The design implemented in this thesis
was able to meet the 1 GHz operating frequency requirement. This design also had a
power dissipation of lower than 60 mW at 1 GHz.

2.2 Frequency Generation Techniques
The practice of generating frequencies has been around for many years. As such, many
different implementations of frequency generation have been presented. Two of the most
common techniques include direct digital synthesizers and phase-locked synthesizers
[13].

The phase-locked synthesizer, or PLS, differs in operation in relation to a DDS system.
An integer value is used in order to set the output frequency. The keyword, N, as seen in
Figure 2.2a below is the input to the divider sub-circuit. This keyword dictates the output
frequency of the PLS in relation to the reference frequency as shown in Equation 2.2
below.

f out = N * f ref

5

Equation 2.2

Figure 2.2a – Phase Lock Synthesizer Block Diagram

This implementation is limited by the Voltage Controlled Oscillator, or VCO, sub-circuit.
The VCO output is divided down and adjusted until the output divided by N is equal to
the reference frequency [13]. This process may take many iterations causing for any
frequency change to occur much slower than the change in a DDS system. This system
also is very dependant on the reference frequency. The output frequency can only be
multiples of the reference frequency, while the DDS can output precise frequencies.

The second method of frequency generation that will be discussed is a direct digital
synthesizer. A common DDS design includes a phase accumulator, phase to sine
conversion algorithm and a digital to analog converter. This common design can be seen
below in Figure 2.2b [12].
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Figure 2.2b – Common DDS Block Diagram

In this design, the tuning word dictates the frequency shown after the output. The
accumulator simply adds the tuning word to the current value stored in the phase register.
The phase register is then updated with the new value from the output of the accumulator.

The phase register output is then sent into the phase-to-amplitude converter. This
conversion sub-circuit may store the conversion for an entire sine wave, or in many state
of the art designs, only a quarter of the sine wave information. This conversion subcircuit is often stored into a memory device, such as a ROM. The output of this phase-toamplitude converter is in a digital form, which then must be sent to a digital to analog
converter. The data flow is explained visually in Figure 2.2c below [12].
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Figure 2.2c – Data Flow of a DDS System

The direct digital synthesizer has many advantages over the phase locked synthesizer.
One of these advantages as discussed above is the DDS being able to tune to precise
frequencies. Commonly, many DDS implementations can tune within Hz of any signal
lower than the 40% of the operating frequency [12]. One other major advantage, that was
also discussed as a weakness of PLS systems, is DDS systems being able to switch output
frequencies very quickly.

2.3 DDS ROM Implementation
As shown in the previous section, there are very few components in the DDS system.
These three components are the accumulator, phase-to-amplitude converter, and the
digital to analog converter. The main focus of the research for this thesis was with the
phase-to-amplitude conversion sub-circuit.
8

As stated in Section 2.2, the phase-to-amplitude converter may store the full phase
conversion table or state of the art designs only one quarter of the information. The
benefits especially when using a ROM for this component is the access time needed for a
ROM with upwards of 248 address lines. By storing only one quarter of the information,
the address lines are reduced to 246. While a change of 248 to 246 does not seem like a
large change, this is just over 21x1014 address lines. Even with this large decrease in the
number of addresses in the ROM, the time to access data in 246 address line ROM is still
extremely long. A ROM of only 246 total bits was quoted to have an access time of well
over 30 ns. For a system running with operation periods of under 2 ns, this is
unacceptable.

The one advantage this style of ROM does have is the limited number of transistors
needed for implementation. The ROM times discussed above belong to a NOR based
ROM implementation. This ROM based implementation designed with the requirements
for the 28x9 ROM, designed for the implementation in this thesis, needed approximately
3542 transistors.

The problem with this low transistor ROM implementation still remains. Research done
at the University of Maine in 2006 attempted to implement the ROM component in four
separate ROM sub-circuits [6]. This implementation was used in order to maximize
access times of the ROM bottleneck. While this research meets the requirement of 50
MHz, the implementation in this thesis needed speeds lower than 1 ns of access time.
9

The solution taken in this research, which will be discussed more in depth in Chapter 3,
uses an alternative to a ROM. A truth table, which the typical ROM would have
implemented, was converted into a series of Boolean logic equations. Each of these
equations corresponded to one column of bits in the truth table. These Boolean equations
were generated and also mathematically reduced through the use of a program developed
at the University of Berkeley.
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3. IMPLEMENTATION OF THE DDS
3.1 Introduction
The direct digital synthesizer as shown in the previous chapter consists of a few basic
components. These basic components include an accumulator, a ROM and a digital-toanalog converter. The basic block diagram of a DDS implementation can be seen in
Figure 3.1a. However, the design chosen for this thesis ended up being much more
complex and required more than just these basic components. The block diagram for this
design can be seen in Figure 3.1b.

Figure 3.1a – Basic Direct Digital Synthesizer Block Diagram

Figure 3.1b – This Design’s DDS Block Diagram
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As shown in Figure 3.1b this design required two digital-to-analog converters and also
additional logic for ROM addressing. As the figures above are meant to show a basic
idea of each implementation, the pipeline stages are not shown. This design also
implements an alternative to the basic ROM designs described in Chapter 2. Commonly,
a low pass filter is also seen after the digital-to-analog converter. The final design that
was implemented and thoroughly tested is shown in Figure 3.1c below.

Figure 3.1c – Final Direct Digital Synthesizer Design

The overall purpose of this design was to create a complete CMOS implementation of a
high speed DDS design. The main requirement was the required clock frequency of 1
GHz. This design was created completely from the bottom up on the transistor level
12

using IBM 0.13u technology. As a preview to the results this design was capable of,
Figure 3.1d below shows a sample output.

Figure 3.1d – Sample Output (500 MHz Clock – 7.3244 MHz Signal)

3.2 The Building Blocks
Each component of the DDS was designed using certain “building block” circuits
commonly known as sub-circuits. These sub-circuits were used to maintain a design that
was modular. This modular design allowed for a design that was able to be changed
easily as well as an easy to read and understand implementation. The main sub-circuits
used for this design were Transmission Gates, D-Flip Flops, Inverters, Multiplexers, and
various size input AND, OR, NAND, NOR and XOR gates.
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3.2.1 Transmission Gate
The transmission gate, or t-gate, is commonly seen as a switch [1]. The design of the tgate is shown in Figure 3.2.1a. A t-gate passes a signal unchanged from the input to the
output only when both transistors are in the on-state. The functionality of the t-gate can
be seen in Figure 3.2.1b.

Figure 3.2.1a – Transmission Gate Design

Figure 3.2.1b – Transmission Gate Simulation
14

As shown in the simulation above, the signal in is mirrored to the output only when the
clock signal is high on the nMOS transistor and in this case the inverted clock signal is
low on the pMOS transistor. This is a very basic sub-circuit that is used throughout this
design.

3.2.2 The D-Flip Flop
The D-Flip Flop, or DFF, is commonly known as a one bit register or storage device [1].
An input value to the DFF can only be stored when a clock pulse is received. In this
design DFFs were combined in parallel to create registers of many different storage sizes.
A ten bit register design can be seen in Figure 3.2.2a.

Figure 3.2.2a – Ten Bit Register Design
15

During the implementation phase of the DFF, many different designs were evaluated.
The particular DFF design that was chosen was a negative-edge triggered DFF utilizing
the transmission gate that was described above. This particular design had desirable
performance characteristics and was able to be modified to contain reset logic in a very
straightforward manner. The design of the DFF used can be seen in Figure 3.2.2b. The
active high reset logic can also be seen in this figure, denoted R on the figure. The
verification of the DFF and the reset operation can be seen in Figure 3.2.2c.

Figure 3.2.2b – One Bit D-Flip Flop Design
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Figure 3.2.2c – One Bit D-Flip Flop Simulation

In the simulation above normal sample and hold behavior is shown. On the rising edge
of the clock signal, the input D is sampled. The sampled data is then transferred to the
output q and saved (or held) when the negative edge of the clock signal is seen. The
active-high synchronous reset operation is also shown in the figure above. While the
reset line is high the data saved on the negative edge of the clock will be low regardless
of the input D. When the reset line becomes low again, normal sample and hold
operation will resume.

3.2.3 The Multiplexer
The multiplexer, or MUX, design that was implemented also makes use of the
transmission gate. The diagram of the MUX can be seen in Figure 3.2.3a. This
multiplexer design was also used to create a four bit two-to-one MUX. The diagram for
17

this four bit MUX can be seen in Figure 3.2.3b. The operation of the four bit MUX can
be seen in Figure 3.2.3c.

Figure 3.2.3a – One Bit Two-to-One Multiplexer Design

Figure 3.2.3b – Four Bit Two-to-One Multiplexer Design
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Figure 3.2.3c – Four Bit Two-to-One Multiplexer Simulation

In the simulation above the input signals a0-a3 were set to a square wave and the signals
b0-b3 (not pictured) were set to logic ‘0’. When the select line is low the outputs z0-z3
reflect the square waveforms. When the select line is toggled low logic ‘0’ is seen on all
output lines.

3.2.4 Other Required Logic
While it is outside of the scope of this thesis to explore the inverter, AND, OR, NAND,
NOR and XOR gates individually; these gates still play a large role in the design of the
larger components of the DDS design. For an example of these gates, the Exclusive Or,

19

or XOR, gate can be seen in Figure 3.2.4a. The operation of the XOR gate can be seen in
Figure 3.2.4b.

Figure 3.2.4a – Two Input Exclusive Or (XOR) Design
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Figure 3.2.4b – Two Input Exclusive Or (XOR) Simulation

As shown in the simulation above the XOR gate is also a very basic sub-circuit. The
XOR gate follows the equation:

out = AB + A B

Equation 3.2.4

The output of the XOR gate is only high when the two inputs are logic opposites of each
other.
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3.3 The Accumulator
The first major component of the DDS design to be discussed is the accumulator. The
accumulator contains two ten bit registers as well as the main component, an adder. The
block diagram for the accumulator used in this design can be seen in Figure 3.3a.

Figure 3.3a – Block Diagram for 10 Bit Accumulator

A complete simulation of the accumulator designed in this circuit can be seen in Figure
3.3b below. This simulation uses an increment of 0x1 or a decimal value of 1. The
output of this simulation is shown in a weighted sum format that follows the equation:

9

Sum =

∑ signal
X =0

210

X

* 2x
Equation 3.3

The value signal in this equation relates to the outputs of the carry select adder seen after
the multiplexers.
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Figure 3.3b – Weighted Sum Output from Ten Bit Accumulator
3.3.1 Full Adder
One of the major components of the ten bit carry select adder is the full adder. The
operation of the full adder can be seen in Table 3.3.1 below.

CIN
0
0
0
0
1
1
1
1

B
0
0
1
1
0
0
1
1

A
0
1
0
1
0
1
0
1

COUT
0
0
0
1
0
1
1
1

Z
0
1
1
0
1
0
0
1

Table 3.3.1 – Full Adder Truth Table

23

The full adder used in this design uses the sub-circuits discussed in Section 3.2. The
implementation of the full adder can be seen in Figure 3.3.1a. A simulation that follows
the truth table shown in Table 3.3.1 can be seen in Figure 3.3.1b.

Figure 3.3.1a – Full Adder Implementation

Figure 3.3.1b – Full Adder Simulation
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3.3.2 Carry Select Adder
For this DDS implementation a carry select adder was designed in order to meet the
timing requirements. The carry select adder design used stages of full adders in a four,
four and two adder configuration. The block diagram for this four-four-two carry select
adder can be seen in Figure 3.3.2.

Figure 3.3.2 – Four-Four-Two Carry Select Adder

3.3.3 Pipelined Carry Select Adder
During the testing phase of the carry select adder described above, the timing
requirements were unable to be met. The solution was to add a stage of DFFs into the
carry select adder design. This pipeline stage was essentially placed between the full
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adders and the multiplexers. A block diagram of the pipelined carry select adder logic
can be seen in Figure 3.3.3a. The additional pipeline stage allowed for the accumulator
to function at the required 1 GHz frequency.

Figure 3.3.3a – Pipelined Carry Select Adder Block Diagram

3.4 The ROM
The ROM component of this DDS is the most complex piece of the design. The
approach taken for this design was to store only the first quarter of the sine wave rather
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than the data for an entire sine wave. By storing only the first quarter of the sine wave a
noticeable decrease in transistor count is seen. The particular ROM chosen was designed
to be a 28x10 ROM or 256 entry ROM each containing a ten bit word. The entries in the
ROM were extracted by taking 256 sample points from the first quarter of a pure sine
wave generated by MATLAB. The eight bits used for addressing are the eight least
significant bits output from the accumulator after they pass through an address inverter,
describer later in this chapter. A sample extracted from the truth table of the ROM can be
seen in Figure 3.4.

Figure 3.4 – Truth Table formatted for SiS Input
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3.4.1 The SiS Approach
An alternative to the ROM types discussed in Chapter 2 of this thesis was realized
through the use of a program called Sis [2]. SiS or Sequential Interactive Synthesis was
developed at the University of California at Berkeley. This alternative was used in hopes
of obtaining the high speed performance that was required. For the purpose of this
research SiS used an input file in the truth table format shown above in Figure 3.4. This
input file generated an output in the form of ten reduced sum of product or SOP
equations. Examples of these SOP equations can be seen in Figure 3.4.1a and Figure
3.4.1b. Each SOP equation implements the function of one of the ten bit outputs shown
in Figure 3.4 above. The complete list of SOP equations and the truth table used to
implement the equations is shown in Appendix B.

Figure 3.4.1a – SOP Equation for Bit 3
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Figure 3.4.1b – SOP Equation for Bit 7

3.4.2 SiS Implementation
The ten SOP equations were implemented using NAND and NOR gate logic. The
product portion of the SOP equation was implemented with a stage of two input NAND
gates followed by a single NOR gate of a varying input size. A diagram showing an
example of the logic used to compute the products can be seen in Figure 3.4.2a.
Similarly, the sum portion of the SOP equation was implemented with a stage of two
input NOR gates followed by a single NAND gate of a varying input size. A diagram
showing an example of the logic used to compute the sums can be seen in Figure 3.4.2b.
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Figure 3.4.2a – Six Input Product Design

Figure 3.4.2b – Six Input Sum Design
In addition to the logic shown for the sum portion of the SOP equation, an additional OR
gate was required to combine the large number of sums. In Figure 3.4.2c the additional
OR gate in the form of a NOR gate followed by an inverter is shown. An example of the
entire product portion of the SOP equation is also shown in Figure 3.4.2d below. The
implementation of the complete SOP equation for bit 3 is also shown below in Figure
3.4.2e.
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Figure 3.4.2c – SOP Sum Full Design (SOP Equation 3)

Figure 3.4.2d – SOP Product Full Design (SOP Equation 3)
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Figure 3.4.2e – SOP Equation 3 Design

The two stage approach discussed above was used in an attempt to gain a speed increase
over the traditional one gate implementation. As shown in Figure 3.4.1b above, a large
amount of the product blocks will be needed. The combination of these products would
require an OR gate with 46 inputs! The two stage approach does not use a gate larger
than six inputs which drastically improves the speed of this implementation. As a
tradeoff for the speed benefits of this approach, a large number of transistors were
needed. The transistor count for this SOP equation approach can be seen in Table 3.4.2
below.
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SOP Equation 0

0

SOP Equation 1

42

SOP Equation 2
SOP Equation 3

162
300

SOP Equation 4
SOP Equation 5

508
728

SOP Equation 6
SOP Equation 7

908
1026

SOP Equation 8
SOP Equation 9

1088
1076

Total SOP Transistor Count

5838

Table 3.4.2 – Transistor Count for SOP Equations

A complete simulation of the SOP equation design can be seen in Figure 3.2.3f below.
This simulation uses an increment of 0xF or a decimal value of 15. The output of this
simulation is shown in a weighted sum format that follows the equation:

8

Sum =

∑ signal
X =0

X

* 2x
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The value signal in this equation relates to the outputs of the SOP equations.
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Equation 3.4

Figure 3.4.2f – SOP Equation Simulation

3.4.3 Enhanced Signal Drive
In addition to the sum and product logic discussed above an additional sub-circuit was
needed to increase the strength of the input signals. This sub-circuit is very similar to a
clock distribution network and was added before each of the eight input bits. An example
of a weak signal output can be seen in Figure 3.4.3a. Figure 3.4.3b shows the signal after
stronger input drive capability is added. A sample output of the complete DDS
implementation with low drive strength from the SOP circuitry can be seen in Figure
3.4.3c.

Figure 3.4.3a – Weak Signal Output
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Figure 3.4.3b – Signal Output with Distribution Network

Figure 3.4.3c – Sample DDS Output with Low Signal Drive

The SOP equations also required the inverse of each input bit. This distribution network
also ensured the inverted inputs would have the required signal drive capability. In
Figure 3.4.3d below a diagram of this distribution network is shown. Excluding the last
stage of forty inverters, this same design was used for this design’s clock distribution
network.
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Figure 3.4.3d – SOP Equation Input Distribution Network

3.5 Quarter Sine to Full Sine Transition
As discussed throughout the section above, the approach taken for this design was to
store data for only the first quarter of the sine wave. In storing only the first quarter of
information, additional logic was required to generate the remainder of the full sine wave.
This design accomplished the conversion in two steps.

3.5.1 The Address Inverter
The first step in converting the quarter sine wave was the implementation of an address
inverter. This address inverter can be seen in Figure 3.5.1a. This address inverter uses
the nine least significant bits of the accumulator output. As shown in Section 3.4 above,
the eight least significant bits of the accumulator output are also the inputs to the SOP
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equation logic. In order to meet the 1 GHz clocking requirement an additional pipeline
stage is added into this address inverter. The simulation in Figure 3.5.1b below shows
two example bits before and after the address inverter logic. As shown in Figure 3.5.1b,
when the 9th bit, or i8, is logic ‘1’ the input bits are inverted. These bits do realize a delay
of one clock tick, because of the pipelining after the inversion stage.

Figure 3.5.1a – Address Inverter Design
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Figure 3.5.1b – Address Inverter Simulation

With the addition of this address inverter, a half sine wave output is available which can
be seen in Figure 3.5.1c below. This simulation was run at 500 MHz and uses an
accumulator step size of 0xF or decimal 15. The accumulator output shown on the
bottom of Figure 3.5.1c was generated after the address inversion logic. These outputs
were both generated using the weighted sum equations shown in equation 3.3 and 3.4
above.
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Figure 3.5.1c – SOP Equation and Address Inverter Output at 500 MHz

3.5.2 The Digital-to-Analog Converter
The second step in converting to a full sine wave was realized while implementing the
digital-to-analog converter or DAC. The DAC converts the digital outputs from the SOP
equations into the desired analog signal. This DAC implementation is commonly known
as a R-2R ladder DAC [3].

In this implementation there was assumed to be only positive voltages available. Since
this was the case and the max voltage available was 1.2V, the output sine wave was
decided to be between the values of 0.3V and 0.9V. The full sine wave generation
required two DAC designs and a two-to-one multiplexer.

The first DAC implemented used voltages between 0.6V and 0.9V and can be seen in
Figure 3.5.2a. This design uses standard resistors with values of 1.5 kΩ and 3.5 kΩ as
well as the standard inverter used throughout the rest of this design. The other device
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used in this design is an inverter designed to accept different voltages for the rails, rather
than the design standard 0V and 1.2V. The implementation of this inverter can be seen in
Figure 3.5.2b below. An example of how this inverter functions can also be seen below
in Figure 3.5.2c.

Figure 3.5.2a – 0.6V – 0.9V Digital-to-Analog Converter Design
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Figure 3.5.2b – Inverter with Variable Voltage Rails Design

Figure 3.5.2c – Inverter with Variable Voltage Rails Simulation
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As shown in the simulation above this new inverter accepts the standard input of a 0V or
1.2V signal. The output signal is then inverted as usual and scaled down to the specified
rail voltages. In the example above rail voltages of 0.6V for the bottom rail and 0.9V for
the top rail were used.

The second DAC design used voltages between 0.3V and 0.6V. The design of this
second DAC is very similar to the DAC shown in Figure 3.5.2a. The second DAC
removes the first row of inverters and simply changes the voltage range on the remaining
inverters. The design for the second DAC can be seen in Figure 3.5.2d.

Figure 3.5.2d – 0.3V – 0.6V Digital-to-Analog Converter Design
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The major difference between the two DAC designs is the extra stage of inverters on the
0.6V – 0.9V DAC. By removing that stage of inverters, the inverse of the SOP equation
output is actually seen by the resistor network. The non-inverse SOP equation output
forms the top half of the sine wave after passing through the DAC; while the inverse of
the SOP equation output forms the bottom half of the sine wave. The non-inverse and
inverse DAC outputs were the inputs of the standard two-to-one MUX discussed at the
beginning of the chapter. The MUX used the 10th and most significant accumulator bit as
the select line. The 0.6V – 0.9V DAC output, 0.3V – 0.6V DAC output and the output of
the circuit after the two-to-one MUX is seen in Figure 3.5.2e.

Figure 3.5.2e – Top Half DAC, Bottom Half DAC and MUX Output

3.6 Additional Implemented Logic
In addition to all the logic described in this chapter, a few other components were needed.
The first of these components was the clock distribution network described in Section
3.4.3. This circuit was added in order to ensure the clock signal strength was strong
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enough to power the 54 DFFs found in this design. The clock distribution network can
be seen in Figure 3.6a below.

Figure 3.6a – Clock Distribution Network

The last component seen in this design is a standard first-order low pass filter [3]. A low
pass filter will remove frequencies from the signal above a certain cutoff frequency. The
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low pass filter, used for the 1 GHz operating frequency, was designed with a cutoff
frequency of 450 MHz. For the design of this low pass filter, the capacitor was set to a
value of 1 pF, which is a common capacitor value. Using Equation 3.6 shown below, the
resistor value was found to be 353 Ω. However, 353 Ω is not a common resistor value.
The resistor value used in the design was set to the closest standard resistor, 330 Ω.
Using Equation 3.6 again, the actual cutoff frequency of this low pass filter will become
482 MHz. In Figure 3.6b, the low pass filter design is shown. The output of the DDS
before and after this filter can be seen in Figure 3.6c.

fc =

1
2 *π * R * C

Figure 3.6b – Low Pass Filter Design
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Equation 3.6

Figure 3.6c – DDS Output Non-Filtered / Filtered (500 MHz Clock / 0xF Input Word)
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4. DDS RESULTS AND ANALYSIS

4.1 Introduction to Results
Upon completion of the DDS design discussed in Chapter 3, many test simulations were
run in order to discover the capabilities of the design. The original specification for this
design was an operating speed of 1 GHz. The design was not limited by size or power
consumption constraints. The design that was implemented was capable of reaching 1
GHz and was also tested for proper operation at 750 MHz and 500 MHz. Due to real
world run times of the simulations required, a majority of the testing was conducted with
a 500 MHz operating speed.

4.2 Basic Simulation Results
The results that will be discussed in this section are of the basic DDS operation. The
variable for these simulations is operating speed; while the input word was kept at a
constant 0xF, or decimal 15. The table below shows the expected sine wave frequency as
well as the actual frequency output by this DDS implementation. The expected sine
wave frequency was calculated using Equation 4.2 shown below [4].

f out =

fclk * iw
210
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Equation 4.2

The value, fclk, corresponds to the operating frequency, or clock frequency, of the
simulation. The input, iw, corresponds to the input word or tuning word used in the
simulation.

Operating

Expected

Simulated

Difference

% Error

Frequency

Frequency (MHz)

Frequency (MHz)

(Hz)

500 MHz

7.324219

7.324400

182

0.002%

750 MHz

10.986328

10.981800

4528

0.041%

1 GHz

14.648438

14.630500

17937

0.123%

Table 4.2 – Basic DDS Frequency Table (0xF Input Word)

As the table above shows, the expected results were very similar to the results seen by
this implementation. There is also a source of error shown in the simulated frequencies
due to the start and end values of the DFT function being approximate hand calculations.
To see these comparisons visually, in Figure 4.2a shown below, an operating frequency
of 500 MHz is used. In Figure 4.2b shown below, an operating frequency of 750 MHz is
used. Finally, in Figure 4.2c below, an operating frequency of 1 GHz is used.
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Figure 4.2a – 500 MHz Operating Frequency Waveform

Figure 4.2b – 750 MHz Operating Frequency Waveform

Figure 4.2c – 1 GHz Operating Frequency Waveform
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The frequencies of the signals shown above were then calculated using the Discrete
Fourier Transform, or DFT, function built into the Cadence calculator tool. The DFT
results of the three simulations shown above can be seen below. Figure 4.2d shows the
DFT at a 500 MHz operating frequency. Figure 4.2e shows the DFT at a 750 MHz
operating frequency. Figure 4.2f shows the DFT at a 1 GHz operating frequency. The
values from these DFT results are also listed as the values shown above in Table 4.2.

Figure 4.2d – 500 MHz Operating Frequency DFT
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Figure 4.2e – 750 MHz Operating Frequency DFT

Figure 4.2f – 1 GHz Operating Frequency DFT
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4.3 Variable Keyword Simulations
Another very important operation of a DDS implementation is to allow the input word to
be changed “on the fly”. As the input changes the output sine wave will also change,
allowing for dynamic frequency changing. For this simulation an operating frequency of
500 MHz was used. The function of a variable input word and also a comparison of these
expected results to the simulated results can be seen below in Table 4.3. The simulation
of these multiple frequency changes is shown in Figure 4.3a below. A closer look at the
transition between the frequencies using input words 0xF and 0x1F can also be seen in
Figure 4.3b below.

Input

Expected

Simulated

Difference

% Error

Word

Frequency (MHz)

Frequency (MHz)

(Hz)

0xF

7.324219

7.320640

3578

0.049%

0x1F

15.136719

15.151500

14782

0.098%

0xE

6.835938

6.825940

9997

0.146%

0x1E

15.625000

14.662800

14363

0.098%

Table 4.3 – Variable Input Word (500 MHz Operating Frequency)
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Figure 4.3a – Dynamic Frequency Switching at 500 MHz

Figure 4.3b – Frequency Switch at 500 MHz (0xF to 0x1F Transition)

As shown in Figure 4.3a above, this simulation has four distinct frequencies. The DFT of
each of these distinct frequencies can be seen below in Figure 4.3c and 4.3d. In Figure
4.3c, label A corresponds to an input word of 0xE and label B corresponds to an input
word of 0xF. In Figure 4.3d, label A corresponds to an input word of 0x1E and label B
corresponds to an input word of 0x1F. The values from these DFT results are also listed
as the values shown above in Table 4.2.
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Figure 4.3c – Frequency Switch DFT at 500 MHz (0xE and 0xF Input Words)

Figure 4.3d – Frequency Switch DFT at 500 MHz (0x1E and 0x1F Input Words)

4.4 Timing Information
In DDS systems, there are two special timing conditions that are important to evaluate.
The first of these timing conditions is the time, from start-up, the DDS takes to begin
generating the sine wave output. The second timing condition to be evaluated is the time
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taken to switch frequencies after changing the value of the input word. To further
investigate these two conditions, two test cases were evaluated. The first test case uses
an operating frequency of 500 MHz. The second test case uses an operating frequency of
1 GHz.

4.4.1 Timing Analysis – 500 MHz
The first test case evaluated to understand the timing of this DDS device had an operating
frequency of 500 MHz. Figure 4.4.1a below shows the output waveform that was
evaluated for the 500 MHz analysis.

Figure 4.4.1a – 500 MHz Waveform for Timing Analysis

The input word of this test case was initially 0xC, or decimal 12.

As shown in the figure

above, the frequency changes halfway through the simulation. The second input word
used in this test case was 0x1C, or decimal 28. Using Equation 4.2 from above, the
estimated output frequencies were again calculated. The simulated frequencies found
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using the DFT method, as described in Section 4.2 and Section 4.3 above, were also
calculated. These results can be seen in Table 4.4.1 below.

Input

Expected

Simulated

Difference

%

Word

Frequency (MHz)

Frequency (MHz)

(Hz)

Error

0xC

5.859375

5.85572

3655

0.062%

0x1C

13.671875

13.6846

12725

0.093%

Table 4.4.1 – 500 MHz Test Case Frequencies

The first timing consideration evaluated for this 500 MHz test case was the time required
for the 5.895 MHz sine wave to begin appearing as the output frequency. Another
stimulus to be considered with this test case is an initial reset signal pulse of 5 ns.
Because of the nature of this design, simply analyzing the output waveform for a change
from a stable DC output is not sufficient. This design in the reset state approaches the
low end value of the DAC attached the a input of the two-to-one MUX. In this design,
this is the 0.6V – 0.9V DAC input, as shown in the top level schematic shown in Chapter
3. This DDS system approaches a value of 0.6V in a very non-linear manner.
Therefore, an estimation of the value where the change occurs is needed. A closer look at
the beginning of the output waveform can be seen in Figure 4.4.1b below. This
waveform shows a distinct change into the desired frequency at around 14.28 ns.
Removing the 5 ns reset from the system would indicate the time for an output frequency
to start appearing would occur at around 9.28 ns.
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Figure 4.4.1b – Beginning of the 500 MHz Test Case Waveform

The next consideration is the time required to switch frequencies after a new input word
is given to the accumulator input. The input word for this test case changes at 606 ns.
Knowing that the input changes at a time of 606 ns; the change on the output was visible
at approximately 618.4 ns. As above, a closer look of the transition period of the
waveform shown in Figure 4.4.1a above was evaluated. The transition period in question
can be seen below in Figure 4.4.1c.

Figure 4.4.1c – 500 MHz Test Case Frequency Switch
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As shown in the figure above, the time where the transition occurs is at approximately
618.4 ns. After subtracting the known value of 606 ns, which is where the change of the
input is realized, the time taken to switch frequencies is an estimated 12.4 ns.

4.4.2 Timing Analysis – 1 GHz
The second test case evaluated to understand the timing of this DDS device had an
operating frequency of 1 GHz. Figure 4.4.2a below shows the output waveform that was
evaluated for the 1 GHz analysis.

Figure 4.4.2a – 1 GHz Waveform for Timing Analysis

The methods for this test case followed exactly the methods conducted in Section 4.4.1.
The figure below shows the input words used, the expected frequencies, using Equation
4.2 from above, and the simulated frequencies, found using the DFT results.
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Input

Expected

Simulated

Difference

%

Word

Frequency (MHz)

Frequency (MHz)

(Hz)

Error

0xC

11.718750

11.7103

8450

0.072%

0x1C

27.343750

27.3224

21350

0.078%

Table 4.4.2 – 1 GHz Test Case Frequencies

The first timing consideration evaluated for this 1 GHz test case was the time required for
the 11.718750 MHz sine wave to begin appearing as the output frequency. Another
stimulus to be considered with this test case is an initial reset signal pulse of 4 ns. A
closer look at the beginning of the output waveform can be seen in Figure 4.4.2b below.
This waveform shows a distinct change into the desired frequency at around 8.88 ns.
Removing the 4 ns reset from the system would indicate the time for an output frequency
to start appearing would occur at around 4.88 ns.

Figure 4.4.2b – Beginning of the 1 GHz Test Case Waveform

59

The next consideration is the time required to switch frequencies after a new input word
is given to the accumulator input. The input word for this test case changes at 252.5 ns.
Knowing that the input changes at a time of 252.5 ns; the change on the output was
visible at approximately 258.4 ns. As above, a closer look of the transition period of the
waveform shown in Figure 4.4.1a above was evaluated. The transition period in question
can be seen below in Figure 4.4.1c.

Figure 4.4.1c – 1 GHz Test Case Frequency Switch

As shown in the figure above, the time where the transition occurs is at approximately
258.4 ns. After subtracting the known value of 252.5 ns, which is where the change of
the input is realized, the time taken to switch frequencies is an estimated 5.9 ns.

4.5 The Breaking Points
As with every design, certain input limitations are found with this design as well. The
two major inputs in this design are the clock input and the input word. These inputs
under certain conditions can cause the design to operate poorly or not function at all.
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The first input limitation that will be discussed is the clock input. This design was
created for a 1 GHz maximum operating frequency. As such, operating frequencies
above the 1 GHz mark can cause unexpected behavior from this design. In Figure 4.5a, a
simulation of this design operating at a frequency of 1.11 GHz is shown. This design
uses the benchmark input word of 0xF, which attempts to generate an output frequency of
16.259765 MHz.

Figure 4.5a – 1.11 GHz Operating Frequency Final Output

As shown in the figure above, the beginning of the signal is not a proper output
waveform. After the initial error however, the remaining waveform that is output does
show a proper sine wave output. The frequency of the output after the error was
calculated, as shown in the previous methods in this chapter, and found to be a 15.4207
MHz signal. This is a difference of approximately 850 kHz or a 5% error, which is a
significant error margin.
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The second design limitation is in regards to the input word. This design has a ten bit
input word and accumulator, as discussed in Chapter 3. The first two bits of the
accumulator output are used as select lines for various sub-circuits in the design.
Therefore, eight bits are effectively used for displaying each quarter of the sine wave. As
the value of these eight bits approaches 0xFF, or decimal 255, fewer sample points are
seen in each portion, or quadrant, of the sine wave. Fewer sample points in each
quadrant will expectedly decrease the quality of the input. In Figure 4.5b below, an input
word of 0xFF is used with a 500 MHz operating frequency.

Figure 4.5b – 500 MHz Output with 0xFF Input Word

As shown in the figure above, this is a very poor output signal. This waveform does not
reach the peak-to-peak voltage of 0.6V and also has non-sine wave shaped peaks. The
reason this occurs can be explained mathematically as well. As discussed above, as the
input word approaches the 0xFF value fewer sample points will be taken in each
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quadrant. In the case of 0xFF, there will only be one sample point per quadrant, per
period. Assuming a 0x000 accumulator starting value and an input word of 0xFF, the
first six address inverter outputs are the following hex values: 0x000, 0x0FF, 0x1FE,
0x2FD, 0x3FC, 0x0FB. As these values show with their most significant hex bit, the
quadrant output will change with every clock tick. The least two significant bits of the
hex values are the select lines for the output MUX and the address inverter. These two
bits effectively indicate the quadrant where the SOP equation output will be positioned.
If a periodic waveform is needed, the 0xFF input word could be an acceptable value.
However, as the input word approaches a value of 0xFF, the output waveform
experiences more distortion.

4.6 Final Data
In addition to the testing explained throughout this chapter, a few more measures of this
circuit’s capabilities were measured. The first of these measures was the average power
dissipated by the entire DDS design. The 500 MHz test case from Section 4.4.1
dissipated 29.33 mWs. The 1 GHz test case from Section 4.4.2 dissipated 58.98 mWs.
These values were calculated by logging the total power consumed by the design and
then plotting an average of these values through the use of the Cadence calculator. The
plots of the values for the power dissipation can be seen below in Figure 4.6a and Figure
4.6b.
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Figure 4.6a – 500 MHz Average Power Dissipation

Figure 4.6b – 1 GHz Average Power Dissipation

Another important measure of this circuit is the transistor count for the design. In Table
4.6a below, the transistor count for the design, as seen at the top level, is given.
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Device Name

Number of Transistors

Accumulator

1744

Address Inverter

304

SOP Equation Logic

7678

10 Bit DFF

260

1 Bit DFF (x2)

26

2:1 MUX

8

CLK Distribution

150

0.6V – 0.9V DAC

36

0.3V – 0.6V DAC

18

Total

10224

Table 4.6a – Top Level DDS Transistor Count

In Appendix A, the concept of spurious free dynamic range, or sfdr, is discussed. The
effective number of output bits in this design is 9, giving an approximate SFDR value of
54 dB. Another important measure also mentioned in Appendix A, is the frequency
resolution. Frequency resolution is found using Equation 4.6 below, where NOB is equal
to the number of bits in the accumulator and FR is equal to the frequency resolution [4].

FR =

f clk
2 NOB
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Equation 4.6

The frequency resolution for the frequencies tested in this design are shown in Table 4.6b
below. Examples of exact frequencies this design can output for 500 MHz and 1 GHz
can also be seen in Table 4.6c and Table 4.6d below.

Frequency (MHz)

Frequency Resolution (kHz)

500

488.281

1000

976.563

Table 4.6b – Frequency Resolution

Input Word (Hex)

Output Frequency (MHz)

0x001 (Min)

0.488281

0x00F

7.324219

0x055

41.503906

0x07F

62.011719

0x0FF (Max)

124.511719

Table 4.6c – 500 MHz Sample Outputs
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Input Word (Hex)

Output Frequency (MHz)

0x001 (Min)

0.976563

0x00F

14.648438

0x055

83.007813

0x07F

124.023438

0x0FF (Max)

249.023438

Table 4.6d – 1 GHz Sample Outputs

In addition to the many simulations seen in this chapter, Appendix C shows simulations
of this design operating at 1 GHz. Some of the simulations shown in Appendix C are
also included here in this chapter. The simulations in Appendix C show the output, at 1
GHz, of many of the top-level sub-circuits discussed in Chapter 3.

4.7 Design and Results Analysis
As shown in the results explained above, the design implemented in this thesis underwent
many extensive test cases. The initial goal of this design was to produce a sine wave
output with an operating frequency of 1 GHz. The 1 GHz operating frequency
requirement was met with this design. In addition to the fast operating speed of this
design, the power dissipated by this design was below 60 mW at a 1 GHz operating
frequency.
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This design was also on the edge of being able to operate at a much higher operating
frequency. The SOP equation logic, which was originally designed with the thought of
being a major bottleneck, performed without error at well above 1 GHz. The maximum
operating frequency the SOP equation logic was tested at was 1.2 GHz and the desired
performance was realized at this frequency as well. The downside to the SOP equation
logic is the sheer number of transistors needed. While this design was implemented to be
a high speed implementation, an equal size NOR based ROM and decoder would require
approximately half, or 3542 transistors, as discussed in Chapter 2.

The results for this research were also compared to the results of other research done in
the academic realm. The first study used for comparison was completed by a group of
students at the University of Maine in 2006 [6]. The second study was completed two
students from the University of Oxford in 2001. The final study was completed in 2002
by two students at King Mongkut’s Institute of Technology in Thailand. These studies
will be referred to as Maine06, Oxford01, and Mongkut02. These studies compared to
the study done for this thesis, referred to as Gerald06, are shown in Table 4.7 below. The
final results in the table below are also the final benchmarks for this design.
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Maine06

Oxford01 Mongkut02

Operating Frequency

50 MHz

200 MHz

100 MHz

1 GHz

Maximum Frequency

25 MHz

60 MHz

35 MHz

249.023 MHz

SFDR

30 dB

59 dB

45 dB

54 dB (estimated)

Technology

0.6u

0.35u

0.5u

0.13u

Power Consumption

-

35 mW

270 mW

58.98 mW

Frequency Resolution

12.2 kHz

100 kHz

0.02 Hz

976 kHz

Switching Speed

-

-

190 ns

5.9 ns

ROM Type

NOR ROM /

Analogue

Quarter

SOP Equations /

Full Sine

ROM

Sine

Quarter Sine

-

-

-

10224

Transistor Count

Table 4.7 – State of the Art Comparison
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Gerald06

5. CONCLUSIONS AND FUTURE ENHANCEMENTS

5.1 Summary of Work
This thesis discussed the uses of a Direct Digital Synthesizer in a variety of different
applications. A comparison to the DDS system to another common frequency synthesis
implementation using a PLL was also discussed. The standard DDS system this thesis
used as a starting point was also explored.

After the background information on the DDS system was presented, the implementation
for the design of this thesis was explained in full detail. A detailed look at SOP equation
logic, as an alternative to a ROM implementation, was also presented. The SOP equation
logic allowed for a high speed alternative to the common bottle-neck of the ROM device.

The design then was tested using a variety of different methods. These tests included
finding the maximum operating frequency, finding the maximum input word, basic DDS
operation, frequency changing DDS operation, average power consumption, and testing
to explore timing unique to frequency generating architectures. Upon completion of
these tests, the results were discussed in depth and some of the key features were
compared to similar designs.
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This design reached the desired operating frequency of 1 GHz. This design also reached
this operating frequency with the low power consumption of 58.98 mW. Another goal of
this DDS system was to allow fast changing between frequencies, this design at 1 GHz
was able to switch frequencies at approximately 5.9 ns.

5.2 Thesis Contribution
This design delivers a low power, high speed Direct Digital Synthesizer in an ASIC
environment. This design can be used in a variety of ongoing projects. Any ASIC or
communications design that requires fast frequency hopping could utilize this
implementation. This implementation could also be used by any design that requires an
ASIC generated sine wave as an input.

This design implements a unique alternative to the well known ROM bottleneck. This
alternative performed at a high operating frequency and also allows for the addition of a
pipeline stage, if an even higher speed was desired. This ASIC based DDS
implementation can be used in many ongoing as well as upcoming projects.

5.3 Future Enhancements
As shown in Section 4.7, many aspects of this design are comparable to other academic
research. The operating frequency of this design however, is much greater than these
particular designs. The downside of this design is the frequency resolution.
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If more time was given for this research, a much larger accumulator design would have
been implemented. For each additional bit added to the accumulator, the frequency
resolution is cut in half. Adding only one additional bit would allow for this design to
have a resolution of 488.281 kHz. The downside to adding more bits to the accumulator
design is larger SOP equations. The SOP equation logic blocks in terms of transistors are
already the largest component in this design. However, if frequency resolution is more
desirable than size or power constraints, adding additional bits would be recommended.

Another major weakness of this circuit was the speed of the accumulator. Even with
adding a pipeline stage in the accumulator, an operating speed of 1 GHz could not be
breached. In order to solve this dilemma, a faster adder circuit may have been
implemented. In addition to a faster adder, more pipeline stages could have been added.
Similar research done by Banty Jain of Wright State University, shows a pipelined
accumulator that produces high speed results that could be utilized as an improvement to
this design [9].

The breaking point of the SOP equation logic was never reached during the full DDS
simulations, as the accumulator would break down first. However, once the front end to
the SOP equation logic was improved the SOP equation logic could easily implement
pipeline stages to improve performance. The downside to this is even the most simple
pipelining to this stage would add nearly 150 DFF blocks. As stated above however, if
size and power are not constraints, this pipeline stage would be recommended to maintain
the high speed SOP equation logic operation.
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Another enhancement to this design, which could be considered a fix, would be
manipulating the truth table used to design the SOP equations. Upon final analysis of the
results, only 9 bits were effectively used as inputs to the DAC logic. Originally, the
design was intended to support a 10 bit output, which allowed for a 72 dB SFDR. This
10th bit was part of the truth table, but the value of the bit was always a logic ‘0’. Adding
this 10th bit into the truth table as a non-constant bit however would add an entirely new
equation to the SOP equation logic. However, if a 72 dB SFDR was desired without
regards to size and power constraints, then adding the 10th SOP equation would be the
solution.

Two other enhancements could be done to this design solely to improve the quality of the
output signal. The R-2R ladder DAC that was implemented does not include an
operation amplifier, or op-amp circuit. An op-amp has a very large input resistance
effectively isolating any load from the ladder network [3]. This isolation allows for the
DAC to drive an output load without a large drop in voltage. Another method to improve
the quality, or smoothness of the output signal, is to design a higher order low pass filter
on the output. A higher order filter will allow for greater noise suppression on the output
signal, but will increase phase delay [10, 11]. However for the purpose of this design,
increasing phase delay may be acceptable as an enhancement to the design.

The final enhancement to this design would be the tweaking of transistor sizes. When
this design was implemented, modularity was desired. Each sub-circuit was designed
using the building block circuits as discussed in Chapter 3. If each sub-circuit was
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designed independently of the building blocks, more precise transistor sizing could be
implemented. However, due to this design having over 10000 transistors, this is the least
recommended of the future enhancements suggested for this design.
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APPENDIX A
FPGA IMPLEMENTATION

A.1 Introduction
One of the steps taken with this thesis project was to implement and test a DDS design in
the FPGA environment. The implementation of this FPGA design used the DDS core
module built into the Xilinx software [4]. The DDS core was used in able to learn basic
functionality as well as obtain sample output results.

The basic components of the DDS core module design ended up being very similar to the
basic components of the design implemented in Chapter 3. The key components of the
core module were: an accumulator, a quantizer circuit and a memory component in the
form of a lookup table. A diagram of the core module can be seen below in Figure A.1.

Figure A.1 – FPGA DDFS Core Design
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Xilinx allows for many options to be changed when generating the DDFS core module.
For the testing done, many options were not selected in order to test a “simple design”.
There are three options however that determine the overall functionality of the module.
These options include the DDS clock rate, spurious free dynamic range, and the
frequency resolution. These three options determine the number of bits on the phase
accumulator, the size of the memory module, and the size of the quantizer circuit. Other
options that could be set included whether to display a sine, cosine or both a sine and
cosine waveform, the type of memory to use, whether to pipeline the system or not, and
also the type of noise shaping to be used.

A.2 Testing and Results
The testing of the DDS module was completed using the Synopsys simulation tool. The
output of the Synopsys simulations were seen digitally and then placed into MATLAB in
order to create an analog waveform. The digital output from the Synopsys simulations
can be seen in Figure A.2a. The first column in Figure A.2a corresponds to the
simulation time, while the second column shows the sine wave magnitude in 2’s
compliment. The MATLAB code used to convert this digital output to an anolog
waveform can be seen below in Figure A.2b.
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Figure A.2a – Synopsys Digital DDS Output

Figure A.2b – MATLAB Code Used for Digital to Analog Conversion

The simulations shown below were just some of the tests that were conducted with the
FPGA implementation. These simulations had a clock frequency of 100 MHz, a spurious
free dynamic range of 72db, and a frequency resolution of 10000 Hz. Using these
options a 14 bit word for the phase increment value was needed. A spurious free
dynamic range, or SFDR, of 72db indicates no other signal should appear within 72db of
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the main output signal [4]. The SFDR in this case, determined the number of bits on the
output word to be 12. The equation for computing SFDR as shown in the Xilinx DDS
core documentation can be seen below in Equation A.2 [4].

 SFDR 
NumberofOutputBits = 
 6 

Equation A.2

Using the parameters shown above, output frequencies were chosen for testing. The
equation shown in Section 4.2 was then used to calculate the phase increment value, or
input word. The output frequencies used for testing and the phase increment value used
are shown below in Table A.2

Desired Output

Phase Increment

Phase Increment

Actual Output

Frequency (kHz)

Value (Actual)

Value (Used)

Frequency (kHz)

500

81.92

82

500.488

1000

163.84

164

1000.977

5000

819.2

819

4998.799

10000

1638.4

1638

9997.559

Table A.2 FPGA Simulation Table

As shown in the table above exact phase increment values can not be found. This means
tuning to an exact frequency is not always possible, but the frequency output will be very
close to the desired value. The actual value output by the DDS is shown in the last
column of the table above. As discussed above the Synopsys output was converted using
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MATLAB into a sine waveform. In Figures A.2c, A.2d, A.2e, and A.2f below, the
desired frequencies from Table A.2 are shown.

Figure A.2c – 500 kHz FPGA DDS Output

Figure A.2d – 1 MHz FPGA DDS Output
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Figure A.2e – 5 MHz FPGA DDS Output

Figure A.2f – 10 MHz FPGA DDS Output
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A.3 Conclusion
In general, the basic Xilinx DDS implementation was great for learning how the system
works. The simulation results however were not as satisfactory as originally hoped for a
simple implementation. Even in the 5 MHz waveform, which was only 5% of the clock
frequency, the shape of the sine wave was becoming distorted. The 10 MHz simulation
shows this well with the peaks becoming squared off. However, the lower frequencies
tested on this Xilinx implementation were generated quite well. Another downside to this
implementation is the limitation of operating speed by the FPGA hardware itself. In
practice, many FPGA boards do not contain an operating clock above 500 MHz. Overall,
by implementing the system first in the FPGA environment, a better final output was able
to be produced.
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APPENDIX B
SIS DATA

B.1 SiS Truth Table Generation
As discussed in Section 3.4.2, SiS was used to generate SOP equations for a given truth
table. Small excerpts from both the truth table and the equations generated were given in
Section 3.4.2 as well. In Figure B.1, more of this truth table is shown. On the left side of
this figure, the first 32 address values are seen. On the right side of the figure, the last 32
address values are shown. The address values in each section are also the inputs to the
SOP equations as discussed in Section 3.4.2. The sine wave amplitude at a particular
address is shown on the right side of each section. The sine wave amplitude value was
generated using the code shown below in Section B.1.1.
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Figure B.1 – ROM Truth Table (MSB 000 and 111)

83

B.1.1 MATLAB Code for Amplitude Values
%MATLAB Code to Generate 256 Samples of a Sine Wave
%Matthew R. Gerald
%WSU – Thesis Project – 2006
clear all;
close all;
freq = 1000;
A = (2^10/2)-1;
t = [0:0.00000098:0.00025];
s = A*sin(2*freq*pi*t)
figure;plot(t,s);
s = round(s);
full_array = [[0,0,0,0,0,0,0,0,0,0]];
toggle = 0;
for i = 1:256
value = s(i);
if value > 8190.9
value
end;
temp_array = [0,0,0,0,0,0,0,0,0,0];
if (value / 512 >= 1)
temp_array(1) = 1;
value = value - 512;
end;
if (value / 256 >= 1)
temp_array(2) = 1;
value = value - 256;
end;
if (value / 128 >= 1)
temp_array(3) = 1;
value = value - 128;
end;
if (value / 64 >= 1)
temp_array(4) = 1;
value = value - 64;
end;
if (value / 32 >= 1)
temp_array(5) = 1;
value = value - 32;
end;
if (value / 16 >= 1)
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temp_array(6) = 1;
value = value - 16;
end;
if (value / 8 >= 1)
temp_array(7) = 1;
value = value - 8;
end;
if (value / 4 >= 1)
temp_array(8) = 1;
value = value - 4;
end;
if (value / 2 >= 1)
temp_array(9) = 1;
value = value - 2;
end;
if (value / 1 >= 1)
temp_array(10) = 1;
value = value - 1;
end;
if (toggle == 0)
full_array = temp_array;
toggle = 1;
else
full_array = [full_array;temp_array];
end;
end;
fid = fopen('truth_table_data_10_10bit.dat','w');
for i = 1:256
for j = 1:10
fprintf(fid,'%d',full_array(i,j));
end;
fprintf(fid,'\n');
end;
fclose(fid);

B.2 SiS Output
As also discussed in Section 3.4.2, this truth table was the input to the SiS program.
After SiS was executed, SOP equations were output that recognized the function of each
bit in the table. All of these SOP equations can also be seen below in Figure B.2a – B.2d.
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Figure B.2a – SOP Equation 0 through SOP Equation 4
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Figure B.2b – SOP Equation 5 and SOP Equation 6
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Figure B.2c – SOP Equation 7 and SOP Equation 8

Figure B.2d – SOP Equation 9
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APPENDIX C
1 GHz in Depth

C.1 The 1 GHz Simulations
This section presents the data from a 1 GHz simulation of the DDS design implemented
in this thesis. The input word used in these simulation results was 0xF, or decimal 15. A
0xF input word as discussed in Chapter 4 will produce a 14.648438 MHz output
frequency. The basic block diagram, from Chapter 3, can again be seen below in Figure
C.1a.

Figure C.1a – This Design’s DDS Block Diagram

The figures below will show the output of the design after many of the sub-circuits
shown in the figure above. In Figure C.1b, the output of the system after the address
inverter is shown. The SOP equation logic block output can be seen in Figure C.1c.
Figure C.1b and Figure C.1c are shown using the weighted sum technique, discussed in
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Chapter 3. The next figure shown below, Figure C.1d, shows the output of the 0.6V 0.9V DAC on the top and the 0.3V – 0.6V DAC on the bottom.

Figure C.1b – Address Inverter Output at 1 GHz

Figure C.1c – SOP Equation Output at 1 GHz
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Figure C.1d – DAC Outputs at 1 GHz

In Figure C.1e shown below, the sine wave output after the MUX is shown on the top of
the figure and the sine wave output after the LPF is shown on the bottom. A detailed
look at the peak voltages of the filtered output frequency is shown in Figure C.1f below.
The final figure, Figure C.1g, shows the DFT of the output frequency generated by an
input word of 0xF, as discussed in Chapter 4.

Figure C.1e – Non-filtered and Filtered Sine Wave Output at 1 GHz
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Figure C.1f – Peak Voltages at 1 GHz

Figure C.1g – DFT at 1 GHz and 0xF Input Word
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